

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/039,794	10/19/2001	Heui Gi Son	2080-3-44	9216	
35884	7590 05/11/2006		EXAMINER		
LEE, HONG, DEGERMAN, KANG & SCHMADEKA, P.C.			ODOM, CURTIS B		
801 SOUTH	FIQUEROA STREET		ART UNIT	PAPER NUMBER	
	LES, CA 90017		2611		
			DATE MAILED: 05/11/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

			4/
	Application No.	Applicant(s)	-71
	10/039,794	SON ET AL.	
Office Action Summary	Examiner	Art Unit	
	Curtis B. Odom	2634	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the application to become ABANDON	DN. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 03 M	arch 2006.		
2a) ☐ This action is FINAL. 2b) ☒ This	action is non-final.		
3) Since this application is in condition for allowar	•		
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11,	453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.			
4a) Of the above claim(s) is/are withdray	wn from consideration.		
5) Claim(s) is/are allowed. 6) Claim(s) <u>1-20</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/or	r election requirement.		
Application Papers			
9) The specification is objected to by the Examine	ŕ		
10)⊠ The drawing(s) filed on <u>16 October 2001</u> is/are:		ed to by the Examiner.	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is o	bjected to. See 37 CFR 1.121(d)	۱.
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Offic	e Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12)⊠ Acknowledgment is made of a claim for foreign a)⊠ All b)□ Some * c)□ None of:	priority under 35 U.S.C. § 119(a)-(d) or (f).	
1. Certified copies of the priority documents	s have been received.		
2. Certified copies of the priority documents	s have been received in Applica	ition No	
3. Copies of the certified copies of the prior	· ·	ved in this National Stage	
application from the International Bureau			
* See the attached detailed Office action for a list	of the certified copies not received	/ed.	
Attachmont/s)			
Attachment(s) 1) X Notice of References Cited (PTO-892)	4) 🔲 Interview Summa	ry (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail	Date	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	6) Other:	Patent Application (PTO-152)	

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tanaka et al. (previously cited in Office Action 11/29/2005) in view of Cho (U. S. Patent No. 5, 375, 249)

Regarding claim 1, Tanaka et al. discloses a method of converting digital data, comprising the steps of:

binding (column 12, lines 22-39) input digital data into 2D data (unit) blocks comprising a plurality of bytes; and

8/15 conversion (column 12, lines 65-column 13, line 30) for modulation-coding each byte of the unit blocks according a code conversion table (see Figs. 2 and 3).

Tanaka et al. discloses the modulation-coded data contains a merging bit (column 9, lines 9-17) but does not specifically disclose adding at least one merging bit in a block unit for the modulation-coded unit block.

However, Cho discloses EFM modulation-coding bytes (8 bits) of data (column 7, lines 3-16. Cho also discloses selecting at least one merging bit and combining the merging bit with each modulated symbol (column 7, lines 27-29). Therefore, it would have been obvious to one skilled in the art at the time the invention was made to modify the method of Tanaka et al. with the teachings of Cho since Cho states that selecting the correct merging bit minimizes the direct current component of reproduced signals (column 2, lines 25-39)

Regarding claim 2, which inherits the limitations of claim 1, Tanaka et al. discloses each data block comprises a plurality of bytes (column 12, lines 27-39), but Tanaka et al. and Cho do not specifically disclose each block comprises three to seven bytes. However, Tanaka et al. further discloses the data is written to an optical disk in blocks of 168x168 bytes. Threrefore, it would have been obvious to one skilled in the art at the time the invention was made that since data could be written in blocks of 168x168 bytes that data could have also been written to the optical disk in blocks of 3 to 7 bytes.

Regarding claim 3, Cho further discloses adding three merging bits (column 7, lines 11-16). It would have been obvious to one skilled in the art to include this feature since Cho states that selecting the correct merging bit minimizes the direct current component of reproduced signals (column 2, lines 25-39)

Regarding claim 4, Tanaka et al. discloses each of the plurality of bytes is modulation-coded (converted) into a code word of a fifteen bit length by an 8/15 conversion table (column 13, lines 11-30).

Regarding claim 5, Cho further discloses adding the at least one merging bit comprises comparing (column 7, lines 30-35) a digital sum value (wherein the digital sum (DSV) value represents an RDS) of a present symbol formed by a present merge bit to a DSV of a previous symbol formed by a previous merge bit such that the DSV is minimized to "0" (see also column 2, lines 26-39) without violating 3T or 11T RLL constraints. It would have been obvious to one skilled in the art to include this feature since Cho states that selecting the correct merging bit minimizes the direct current component of reproduced signals (column 2, lines 25-39).

Regarding claim 6, Cho further discloses primarily generating (outputting) at least one merging bit (column 7, lines 11-16) followed by combination (column 7, lines 26-29) of the merging bit and the symbol to produce the modulation-coded present symbol, while simultaneously replacing (updating) the DSV (column 7, lines 30-35, wherein the DSV represents the RDS) up to the present unit block minimize the DSV value for addition of at least one merging bit for a next symbol. It would have been obvious to one skilled in the art to include this feature since Cho states that selecting the correct merging bit minimizes the direct current component of reproduced signals (column 2, lines 25-39).

Regarding claim 7, Tanaka et al. discloses a method of digital data conversion, comprising the steps of:

performing (column 12, line 65-column 13, line 30) 8/15 conversion (modulation-coding) to an input data block in the unit of m byte and simultaneously producing a DSV of the input data block (Fig. 8, block 807, column 17, lines 33-56, wherein DSV represents an RDS).

Tanaka et al. does not specifically disclose evaluating the RDS of the input data block and an RDS of the previous block to select a merging bit; and

outputting the selected at least one merging bit, following by modulation-coded input data block, and updating the RDS for selecting at least one merging bit for a next input data block (column 22, lines 3-25).

However, Cho discloses adding the at least one merging bit comprises comparing (column 7, lines 30-35) a digital sum value (wherein the digital sum (DSV) value represents an RDS) of a present symbol formed by a present merge bit to a DSV of a previous symbol formed by a previous merge bit such that the DSV is minimized to "0" (see also column 2, lines 26-39) without violating 3T or 11T RLL constraints. Cho further discloses primarily generating (outputting) at least one merging bit (column 7, lines 11-16) followed by combination (column 7, lines 26-29) of the merging bit and the symbol to produce the modulation-coded present symbol, while simultaneously replacing (updating) the DSV (column 7, lines 30-35, wherein the DSV represents the RDS) up to the present unit block minimize the DSV value for addition of at least one merging bit for a next symbol. Therefore, it would have been obvious to one skilled in the art at the time the invention was made to modify the method of Tanaka et al. with the teachings of Cho since Cho states that selecting the correct merging bit minimizes the direct current component of reproduced signals (column 2, lines 25-39).

Regarding claim 8, Tanaka et al. discloses a method of converting digital data, comprising the steps of:

binding (column 12, lines 22-39) input digital data into 2D data (unit) blocks comprising a plurality of bytes; each block also including a merging bit (column 13, lines 9-17);

recording (column 12, lines 24-56) a byte-unit information (168x168) indicating the number of the bytes comprising each of the unit blocks together with converted (modulationcoded) data (column 12, line 65-column 13, line 30, wherein the number of bytes are represented through inversion periods are conversion) to which at least one merging bit is included; and

decoding (column 26, lines 12-16) each data block using the inversion interval information corresponding to recorded byte-unit information supplied from the synchronization code detector (column 25, lines 44-59) to the decoder (column 26, lines 12-16)

Tanaka et al. does not specifically disclose adding at least one merging bit in a block unit for the modulation-coded unit block.

However, Cho discloses EFM modulation-coding bytes (8 bits) of data (column 7, lines 3-16. Cho also discloses selecting at least one merging bit and combining the merging bit with each modulated symbol (column 7, lines 27-29). Therefore, it would have been obvious to one skilled in the art at the time the invention was made to modify the method of Tanaka et al. with the teachings of Cho since Cho states that selecting the correct merging bit minimizes the direct current component of reproduced signals (column 2, lines 25-39)

Regarding claim 9, which inherits the limitations of claim 8, Tanaka et al. discloses each data block comprises a plurality of bytes (column 12, lines 27-39), but Tanaka et al. and Cho do not specifically disclose each block comprises three to seven bytes. However, Tanaka et al. further discloses the data is written to an optical disk in blocks of 168x168 bytes. Threrefore, it

would have been obvious to one skilled in the art at the time the invention was made that since data could be written in blocks of 168x168 bytes that data could have also been written to the optical disk in blocks of 3 to 7 bytes.

Regarding claim 10, Cho further discloses the at least one merging bit is added such that a DSV value (wherein a DSV represents a RDS) is minimized to "0" without violating 3T and 11T RLL constraints (column 2, lines 25-39 and column 7, lines 30-35).

Regarding claim 11, Tanaka et al. discloses binding (column 12, lines 22-39) input digital data into 2D data (unit) blocks comprising a plurality of bytes; and

8/15 conversion (column 12, lines 65-column 13, line 30) for modulation-coding each byte of the unit blocks according a code conversion table (see Figs. 2 and 3).

Tanaka et al. does not disclose comparing a RDS of a present input data block to a RDS of the previous data block to allocate the merging bit for the present data block so that the RDS is minimized without violating RLL restraints; and

primarily outputting at least one merging bit, followed by the modulation coded present data block, while simultaneously updating the RDS up to the present block to prepare for allocation of at least one merging bit for a next block.

However, Cho discloses adding the at least one merging bit comprises comparing (column 7, lines 30-35) a digital sum value (wherein the digital sum (DSV) value represents an RDS) of a present symbol formed by a present merge bit to a DSV of a previous symbol formed by a previous merge bit such that the DSV is minimized to "0" (see also column 2, lines 26-39)

without violating 3T or 11T RLL constraints. Cho further discloses primarily generating (outputting) at least one merging bit (column 7, lines 11-16) followed by combination (column 7, lines 26-29) of the merging bit and the symbol to produce the modulation-coded present symbol, while simultaneously replacing (updating) the DSV (column 7, lines 30-35, wherein the DSV represents the RDS) up to the present unit block minimize the DSV value for addition of at least one merging bit for a next symbol. Therefore, it would have been obvious to one skilled in the art at the time the invention was made to modify the method of Tanaka et al. with the teachings of Cho since Cho states that selecting the correct merging bit minimizes the direct current component of reproduced signals (column 2, lines 25-39).

Regarding claim 12, the claim includes similar limitations to the above rejection of claim 2, which is applicable hereto.

Regarding claim 13, the claim includes similar limitations to the above rejection of claim 3, which is applicable hereto.

Regarding claim 14, the claim includes similar limitations to the above rejection of claim 4, which is applicable hereto.

Regarding claim 15, the claim includes similar limitations to the above rejection of claim 2, which is applicable hereto.

Regarding claim 16, the claim includes similar limitations to the above rejection of claim 3, which is applicable hereto.

Regarding claim 17, the claim includes similar limitations to the above rejection of claim 3, which is applicable hereto.

Page 9

Regarding claim 18, the claim includes similar limitations to the above rejection of claim 4, which is applicable hereto.

Regarding claim 19, the claim includes similar limitations to the above rejection of claim 5, which is applicable hereto.

Regarding claim 20, the claim includes similar limitations to the above rejection of claim 6, which is applicable hereto.

Conclusion

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Curtis B. Odom whose telephone number is 571-272-3046. The examiner can normally be reached on Monday- Friday, 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jay Patel can be reached on 571-272-2988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/039,794

Art Unit: 2634

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Curtis Odom May 6, 2006

Klamlong Tran 05/10/2006 Primary Examiner KHANH TRAN

Page 10